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Spins based in silicon provide one of the most promising architectures for quantum computing.
A scalable design for silicon-germanium quantum dot qubits is presented. The design incorporates
vertical and lateral tunneling. Simulations of a four-qubit array suggest that the design will enable
single electron occupation of each dot of a many-dot array. Performing two-qubit operations has a
negligible effect on other qubits in the array. Simulation results are used to translate error correction
requirements into specifications for gate-voltage control electronics. This translation is a necessary
link between error correction theory and device physics.
PACS numbers: 03.67.Lx,85.35.Be,73.21.La,81.07.Ta
Quantum computation would enable huge speedups
of certain very hard problems, such as factorization.1
However, quantum computing is essentially an analog
method. As such, the problem of errors creates a se-
rious challenge. Advances in error correction algorithms
have produced well-justified optimism that this challenge
will be overcome.2 However, existing error correction al-
gorithms require low error rates. Thus, hardware design
will be critical to the creation of a working quantum com-
puter.
The purpose of this paper is to address hardware de-
sign challenges in a specific materials system: silicon
quantum dots. There are two reasons to analyze this
system in detail. First, spins in silicon have long co-
herence times.3 Second, classical silicon electronics has
demonstrated fast operation and a proven record of scal-
able integration. Indeed, several spin-based qubit designs
have emerged that are compatible with silicon.4,5,6,7,8
The full benefit of existing silicon technology may be
used to greatest advantage in spin qubits based in quan-
tum dots. Previous calculations of the exchange coupling
in coupled quantum dots with idealized potentials have
demonstrated the promise of such structures for quantum
computation.9,10 However, there are important questions
that can only be addressed in the context of an explicit
physical design and realistic simulations.
In this paper, we present an explicit design for quan-
tum dot qubits in silicon-germanium heterostructures.
To determine whether it will be possible to build and
operate such a device, we perform realistic simulations of
four coupled qubits. The simulations are self-consistent:
they include the full three-dimensional electrostatics, and
the Hamiltonian is solved via exact diagonalization.11
These simulations allow us to answer several questions.
First, we find that it is possible to couple neighbor-
ing quantum dot qubits without any significant pertur-
bation of secondary qubits. Second, the coupling can
be strong, enabling GHz operation rates. Most impor-
tantly, these simulations allow us to translate gate volt-
age uncertainties—which are inevitable—into error rates
in quantum gates. This translation is the necessary link
between device physics and quantum error correction the-
ory.
In this paper, we do not propose a new scheme for
quantum computation. Rather, we perform simulations
of a new design suitable for implementing the scheme of
Loss and DiVincenzo.4 The quantum computer we have
in mind is the following: the physical qubits are indi-
vidual electron spins in quantum dots. Two-qubit op-
erations are performed on these physical qubits by con-
trolling the exchange coupling J as a function of time.
Logical qubits can be coded into a subspace of the phys-
ical qubits, so that the exchange coupling alone enables
universal quantum computation.12,13 Initialization of the
coded qubits is performed according to the scheme of Di-
Vincenzo et al.13 Readout is performed via spin-charge
transduction, as in the tunneling scheme of Kane.5
The quantum computer just described is well defined,
but it is abstract. Our specific design is shown in
Fig. 1(a). It incorporates aspects of two existing types
quantum dots; lateral tunneling dots and vertical tunnel-
ing dots.14 The quantum dot of Fig. 1(a) is defined by
a quantum well that confines electrons vertically, and by
split top gates that confine electrons laterally, by elec-
trostatic repulsion. These features are typical of lateral
quantum dots. The device of Fig. 1(a) differs from a
typical lateral quantum dot because it contains a tunnel-
coupled back gate, usually found only in vertical quan-
tum dots. As the simulations below show, the back gate
allows tuning of the electron number in each quantum
dot, even when those quantum dots are part of a large ar-
ray. The back gate also screens the Coulomb interaction.
All semiconductor layers in this design are composed of
strain-relaxed Si1−xGex except the quantum well, which
is formed of strained silicon. Relaxation in SiGe can be
achieved by step-graded compositional growth on a sub-
strate silicon wafer.15 In the simulations presented here,
we use the composition x = 0.077, consistent with a
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FIG. 1: The two quantum dot devices simulated in this pa-
per. (a) A double-dot structure, as studied in Figs. 2 and 3.
From bottom to top, the heterostructure cross section is com-
posed of a thick, n-doped, strain-relaxed Si1−xGex back-gate,
a 10 nm undoped Si1−xGex tunnel barrier, a 6 nm undoped
Si quantum well, a 20 nm undoped Si1−xGex barrier, and
lithographically-patterned metallic top gates. All fabrication
steps are based on standard technology. Not pictured is a
thin Si capping layer. (b) A four-dot structure, as studied
in Fig. 4. [Top-view only; heterostructure identical to (a).]
Periodic boundary conditions are assumed. The dots reside
in the quantum well layer, at positions marked by ×’s.
quantum well band offset of ∆Ec ≃ 84 meV with respect
to the barriers. Since the transverse effective mass and
dielectric constant change little with x when x is small,
we use constant values mt = 0.19me and ε = 11.9ε0
throughout the heterostructure.
The zeroth order requirement for an individual elec-
tron qubit is that it should contain an individual elec-
tron. Fig. 2 shows the stability energy (the energy cost
to change the electron number) calculated for the pair
of coupled quantum dots shown in Fig. 1(a). The re-
sults are plotted as a function of the gate voltages Vin
and Vout, as explained in Fig. 3 (inset). The stability
energy is greater than 1 meV over a wide range of gate
voltages. We have also performed stability calculations
for the four-qubit device of Fig. 1(b), and we find stabil-
ity greater than 1 meV throughout the operating range
discussed below.
Qubits are useful only if operations can be performed
on them. For the structure we describe here, the opera-
tions are performed by controlling the exchange coupling
J(t) between neighbor qubit pairs, with the interaction
Hamiltonian Hs(t) = J(t)S1 ·S2. The exchange coupling
is large only when the electron wavefunctions overlap. It
can be made exponentially small by forcing the electrons
to separate. These manipulations are performed via the
top gate voltages, and these gate voltages translate di-
rectly into the time evolution of the qubits. The map-
ping J(V1, V2, . . .) between the exchange coupling and the
top-gate voltages is an operational characterization of the
quantum computer. As we show below, knowledge of this
mapping allows us to determine error rates for our design.
Here, we calculate the exchange coupling as the energy
difference between the ground and first excited states:9,10
J = Etrip − Esing, where “singlet” and “triplet” refer
to the spin symmetry of the two-electron wavefunction.
Significant numerical accuracy is required in the calcu-
lations, because of the large difference in energy scales:
J/Etrip < 5× 10−4.
Figure 3 shows a map of the exchange coupling J as
a function of gate voltages Vin and Vout, computed nu-
merically for the double-dot device of Fig 1(a). The
back-gate is grounded. The envelope function approxi-
mation used here is reasonable for quantum dots of size
∼ 50 nm.16 The overall trends in Fig. 3 are consistent
with previous studies, which use more idealized confine-
ment potentials.9,10 However, because the magnetic field
is zero in this work, the exchange coupling does not cross
zero, in contrast with results for high magnetic fields.
Nonetheless, J can be made arbitrarily small by raising
the electrostatic barrier between the qubits. Raising such
a barrier creates an asymptotic approach to zero that is
extremely robust.
The data in Figures 2 and 3 are for two qubits. It is
conceivable that adding additional qubits would cause at
least one qubit to become unstable or suffer an undesired
coupling with a neighboring qubit during the manipula-
tions described by Fig. 3. Fortunately, this is not the
case. Fig. 4 shows the electron density in a four-qubit
device for two extreme cases, in which the exchange cou-
pling is either (a) very small or (b) very large. Between
Fig. 4(a) and (b), the inner pair of electrons each move
by 21.5 nm, whereas the outer electrons move by only 0.5
nm. This motion corresponds to a change in J for the in-
ner pair from approximately 10−19 eV to 0.4 µeV. We can
estimate the J coupling between the fourth and “fifth”
electrons in Fig. 4 (using periodic boundary conditions).
We obtain approximately 10−19 eV for Fig. 4(a), and this
number decreases by only a factor of 0.8 in Fig. 4(b).
FIG. 2: The stability energy (energy to change the electron
filling number in a two-qubit device) vs. gate voltages, com-
puted for the two-qubit device, Fig. 1(a). The two-electron
stability range is shown in the center, while the one-electron
stability range is shown on the right. Three-electron stabil-
ity does not occur in the voltage range shown here. Optimal
two-electron stability is obtained along curve AB.
3FIG. 3: Exchange coupling J vs. gate voltages, computed for
the two-qubit device, Fig. 1(a). Top gate voltages Vout and
Vin are described in the inset, while the back gate is held to
ground. Curve AB marks the line of maximum stability for
gate operation. (See Fig. 2.)
Thus, any pair of qubits can be manipulated indepen-
dently of any other pair. This independence is due, in
part, to screening effects arising from the various gates.
The results of Fig. 3 allow us to consider errors in
quantum gates. It is important to remember that errors
arise in quantum computing not just from decoherence
but also from the inevitable misapplication of quantum
gates. Such misapplications will arise, for example, from
uncertainties in the applied gate voltages. Fault-tolerant
techniques have been developed for correcting errors, but
these are only effective below an error threshold of one
accumulated error in 104 operations.17 Thus, it is critical
to know the error rate expected during the application
of quantum gates.
Here we calculate the error rate in J as a function
of the uncertainty or noise in the voltage pulses used
to manipulate the quantum dots. Accurate gate control
involves two steps: (i) initial characterization of the ex-
change coupling between pairs of qubits, and (ii) precise
implementation of the gate operations. For this discus-
sion, we assume perfect characterization, and we focus on
step (ii). As a prototype for gate operations we consider√
SWAP, as implemented with a voltage pulse Vs(t). In
principle, the particular shape of Vs(t) is arbitrary, al-
FIG. 4: Simulations of the four-qubit device, Fig. 1(b) (gates
outlined in white). (a) Coupling “off,” with J ≃ 10−19 eV
(top-gate voltages all set to -0.15 V). (b) Coupling “on,” with
J = 0.4 µeV (center gate voltage set to -0.075 V).
though it must satisfy the following relation:4∫
τs
J [Vs(t)] dt = pi~/2. (1)
Here, τs is the switching time, and the function J(V ) was
computed in Fig. 3. To be specific, we consider low and
flat voltage pulses, such that errors in the pulse width
are diluted to acceptable levels.18
What are the error levels that can be tolerated in
the applied gate voltages? For a flattop pulse of height
J = pi~/2τs, fault tolerant computation requires that the
pulse height uncertainty δV should satisfy
δV < 10−4J
∣∣∣∣ ∂J∂V
∣∣∣∣
−1
. (2)
It is important to note that the magnitude of δV depends
on classical control electronics, while J and ∂J/∂V are
implementation-specific. To evaluate gating errors, it is
therefore necessary to work with a realistic device design.
By fitting the exponential dependence of J(V ) in Fig. 3,
Eq. (2) yields the requirement δV/V < 5-8×10−6 for the
double qubit device of Fig. 1(a). We can compare this
figure to published specifications for state-of-the-art con-
trol electronics. For sub-kHz pulses (approaching DC),
extremely high voltage accuracy can be achieved, and
the requirement can be met. For sub-MHz pulse gener-
ators, the desired accuracy levels fall nearly within the
specifications of off-the-shelf electronics.19 For GHz op-
eration, over three orders of magnitude improvement in
pulse height uncertainties will be required to meet the re-
quirements of fault tolerant computation.20 We point out
that decoherence constraints may indeed require spin-
based silicon qubits to operate in the GHz regime.
In conclusion, we have described and simulated a re-
alizable design for a SiGe quantum dot quantum com-
puter. A prominent feature of this device is the back-
gate, which enables tuning of the number of electrons in
each quantum dot. We have directly addressed the issue
of scalability through simulations of a four-qubit device.
Qubit interactions are found to be very robust, partic-
ularly as a consequence of Coulomb screening provided
by the back-gate. Our calculations show that a key chal-
lenge for solid-state spin-based quantum computation is
to develop devices in which the exchange coupling is rela-
tively insensitive to gate voltage uncertainty. At a simple
level, the quantum dot structures should be optimized to
increase J/|∂J/∂V |, which sets the scale for gate volt-
age accuracy requirements. The ultimate goal should be
to “digitize” the gating function J(V ), such that ∂J/∂V
goes to zero at appropriate working points.21
We have benefited from helpful discussions with
C. L. Brace, S. Coppersmith, X. Hu, D. A. Lidar, and
C. Tahan. R. Nelson and E. Blevis provided invalu-
able technical support with the PDE modeling software,
FlexPDE c©. Our work was supported by the U.S. Army
Research Office through the ARDA program, and the
National Science Foundation through the MRSEC and
QuBIC programs.
4∗ Electronic address: friesen@cae.wisc.edu
† Electronic address: maeriksson@facstaff.wisc.edu
1 P. W. Shor, in Proc. 35th Annual Symposium on Founda-
tions of Computer Science, edited by S. Goldwasser (IEEE
Computer Society Press, Los Alamitos, CA, 1994), pp.
124-134.
2 J. Preskill, Proc. R. Soc. London A 454, 385 (1998).
3 For donor-bound electrons in bulk Si, for example, the
spin-lattice relaxation time T1 can be greater than 3000 s
at low temperatures and fields.22 When uniaxial strain is
applied, T1 grows by many orders of magnitude.
23 The
transverse spin relaxation time T ∗2 ≃ 0.5 ms is typically
shorter, and can be enhanced through the use of isotopi-
cally enriched 28Si to minimize the effect of nuclear spins.24
It is generally expected that decoherence times in confined
structures like quantum dots will exceed the bulk values.
4 D. Loss and D. P. DiVincenzo, Phys. Rev. A 57, 120 (1998).
5 B. E. Kane, Nature 393, 133 (1998).
6 R. Vrijen, E. Yablonovitch, K. Wang, H. W. Jiang, A.
Balandin, V. Roychowdhury, T. Mor, and D. DiVincenzo,
Phys. Rev. A 62, 012306 (2000).
7 D. Mozyrsky, V. Privman, and M. L. Glasser, Phys. Rev.
Lett. 86, 5112 (2001).
8 J. Levy, Phys. Rev. A 64, 052306 (2001).
9 G. Burkard, D. Loss, and D. P. DiVincenzo, Phys. Rev. B
59, 2070 (1999).
10 X. Hu and S. Das Sarma, Phys. Rev. A 61, 062301 (2000).
11 The electrostatic and Hartree-Fock calculations were per-
formed using finite-element software, FlexPDE c©. Image
potentials arising from the nontrivial gate structure were
calculated self-consistently using a numerical Green’s func-
tion technique. (Test charges were first introduced into
the heterostructure. The direct contributions from the test
charges were then subtracted from the solutions to obtain
exact image potentials.) The quantum mechanical problem
was approximated as a single envelope function.16 A basis
set of 18 single-electron Hartree-Fock wavefunctions was
obtained in real space on an adaptive finite-element mesh.
A basis of about 50 two-electron wavefunctions was then
constructed in the configuration interaction approach. The
Hamiltonian matrix was computed and diagonalized, giv-
ing an essentially exact result for the envelope function. For
the four-qubit simulation (Fig. 1b), the wavefunctions of
the outer two electrons were found to have an insignificant
overlap with the two center electrons. Their couplings were
therefore treated as purely Coulombic. It was not possible
to calculate directly the tiny values of J corresponding to
high potential barriers between the quantum dots. In this
regime, we made use of the nearly exponential dependence
of J on the gate voltage to obtain extrapolations.
12 D. Bacon, J. Kempe, D. A. Lidar, and K. B. Whaley, Phys.
Rev. Lett. 85, 1758 (2000).
13 D. P. DiVincenzo, D. Bacon, J. Kempe, G. Burkard, and
K. B. Whaley, Nature 408, 339 (2000).
14 L. P. Kouwenhoven et al., in Mesoscopic Electron Trans-
port, edited by L. L. Sohn, L. P. Kouwenhoven and G.
Scho¨n, (Kluwer Academic Publishers, Dordrecht, 1997)
vol. 345, pp. 105-214.
15 P. M. Mooney et al., Appl. Phys. Lett. 67, 2373 (1995).
16 Due to strain effects, the six-fold degeneracy of the sili-
con conduction band in the quantum well is lifted, so that
only the [001] bands are populated. The envelope func-
tion approximation can be used to describe lateral varia-
tions of the wave function when the confinement potential
varies slowly with respect to atomic distances, for quantum
dots of size ∼ 50 nm, the approximation should be reason-
able. In the vertical direction, however, the band edge has
sharp discontinuities at the quantum well interfaces. For
this case, an extension of Ref. [25] to quantum wells shows
that the envelope function approximation remains accu-
rate, although the fine structure of the wavefunction (i.e.,
the Bloch function) should be modified to accomodate in-
tervalley scattering. Symmetry allows two possible valley-
coupled wavefunctions: Ψ± = Fz(φ+z ± φ−z), where φ+z
and φ−z are the appropriately modified Bloch functions at
the [001] and [001¯] band minima. The envelope functions
in these two directions are equal, F±z ≡ Fz. Perturba-
tion theory gives the energy splitting for the two eigen-
states Ψ±, although a complete treatment of the interface
physics is still lacking. Using the estimate given in Ref. [25]
(α ≃ 0.5 A˚) we predict a valley splitting of ∆E > 0.06 meV
(0.7 K) for our heterostructure–more than 10 times our di-
lution fridge temperature. By optimizing the heterostruc-
ture to increase the electric field in the quantum well, it
is possible to increase ∆E significantly. At low tempera-
tures then, all electrons should be in the valley-split ground
state, with no interference effects of the type discussed in
Ref. [26].
17 The 104 estimate assumes two-qubit operations between
any pair of qubits. In a linear qubit array with only nearest
neighbor couplings, a more restrictive threshold may be
appropriate.
18 Using the estimate T2 > T
∗
2 ≃ 0.5 ms for bulk silicon,
24 the
fault-tolerant error threshold suggests a maximum pulse
length of 0.1 µs. For a flat-top pulse of width 0.1 µs, we
estimate a minimum pulse edge of 10 ps to satisfy adiabatic
gating requirements.27,28 Such a pulse must be produced
with less than 10−4 relative error in its duration. Such
accuracy is currently beyond the limits of commercial pulse
generation technology.
19 Estimates are based on specifications for pulse am-
plitude jitter in PB-4 and PB-5 sub-MHz pulse
generators from Berkeley Nucleonics Corporation
(http://www.berkeleynucleonics.com).
20 Specifications from the Agilent Technologies 8133 and
81100 families of GHz pulse generators are listed as
δV/V < 0.01 (http://www.agilent.com).
21 M. Friesen, R. Joynt, and M. A. Eriksson, Appl. Phys.
Lett. 81, 5619 (2002).
22 G. Feher and E. A. Gere, Phys. Rev. 114, 1245 (1959).
23 C. Tahan, M. Friesen, and R. Joynt, Phys. Rev. B 66
035314 (2002).
24 J. P. Gordon and K. D. Bowers, Phys. Rev. Lett. 1, 368
(1958).
25 L. J. Sham and M. Nakayama, Phys. Rev. B 20, 734
(1979).
26 B. Koiller, X. Hu, and S. Das Sarma, Phys. Rev. Lett. 88,
027903 (2002)
27 J. Schliemann, D. Loss, and A. H. MacDonald, Phys. Rev.
B 63, 085311 (2001).
28 X. Hu and S. Das Sarma, Phys. Rev. A 66, 012312 (2002).
